



# PCA9641

## 2-channel I<sup>2</sup>C-bus master arbiter

Rev. 2 — 10 October 2014

Product data sheet

## 1. General description

---

The PCA9641 is a 2-to-1 I<sup>2</sup>C master demultiplexer with an arbiter function. It is designed for high reliability dual master I<sup>2</sup>C-bus applications where correct system operation is required, even when two I<sup>2</sup>C-bus masters issue their commands at the same time. The arbiter will select a winner and let it work uninterrupted, and the losing master will take control of the I<sup>2</sup>C-bus after the winner has finished. The arbiter also allows for queued requests where a master requests the downstream bus while the other master has control.

A race condition occurs when two masters try to access the downstream I<sup>2</sup>C-bus at almost the same time. The PCA9641 intelligently selects one winning master and the losing master gains control of the bus after the winning master gives up the bus or the reserve time has expired.

Multiple transactions can be done without interruption. The time needed for multiple transactions on the downstream bus can be reserved by programming the Reserve Time register. During the reserve time, the downstream bus cannot be lost.

Software reset allows a master to send a reset through the I<sup>2</sup>C-bus to put the PCA9641's registers into the power-on reset condition.

The Device ID of the PCA9641 can be read by the master and includes manufacturer, device type and revision.

When there is no activity on the downstream I<sup>2</sup>C-bus over 100 ms, optionally the PCA9641 will disconnect the downstream bus to both masters to avoid a lock-up on the I<sup>2</sup>C-bus.

The interrupt outputs are used to provide an indication of which master has control of the bus, and which master has lost the downstream bus. One interrupt input (INT\_IN) collects downstream information and propagates it to the two upstream I<sup>2</sup>C-buses (INT0 and INT1) if enabled. INT0 and INT1 are also used to let the master know if the shared mail box has any new mail or if the outgoing mail has not been read by the other master. Those interrupts can be disabled and will not generate an interrupt if the masking option is set.

The pass gates of the switches are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage, which will be passed by the PCA9641. This allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V devices can communicate with 3.3 V devices without any additional protection.

The PCA9641 does not isolate the capacitive loading on either side of the device, so the designer must take into account all trace and device capacitances on both sides of the device, and pull-up resistors must be used on all channels.



External pull-up resistors pull the bus to the desired voltage level for each channel. All I/O pins are 3.6 V tolerant.

An active LOW reset input allows the PCA9641A to be initialized. Pulling the  $\overline{\text{RESET}}$  pin LOW resets the I<sup>2</sup>C-bus state machine and configures the device to its default state as does the internal Power-On Reset (POR) function.

## 2. Features and benefits

- 2-to-1 bidirectional master selector
- Channel selection via I<sup>2</sup>C-bus
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- 2 active LOW interrupt outputs to master controllers
- Active LOW reset input
- Software reset
- Four address pins allowing up to 112 different addresses
- Arbitration active when two masters try to take the downstream I<sup>2</sup>C-bus at the same time
- The winning master controls the downstream bus until it is done, as long as it is within the reserve time
- Bus time-out after 100 ms on an inactive downstream I<sup>2</sup>C-bus (optional)
- Readable device ID (manufacturer, device type, and revision)
- Bus initialization/recovery function
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.3 V, 2.5 V, 3.3 V and 3.6 V buses
- No glitch on power-up
- Supports hot insertion
- Software identical for both masters
- Operating power supply voltage range of 2.3 V to 3.6 V
- All I/O pins are 3.6 V tolerant
- Up to 1 MHz clock frequency
- ESD protection exceeds 6000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP16, HVQFN16

## 3. Applications

- High reliability systems with dual masters
- Gatekeeper multiplexer on long single bus
- Bus initialization/recovery for slave devices without hardware reset
- Allows masters without arbitration logic to share resources

## 4. Ordering information

Table 1. Ordering information

Type number	Topside marking	Package		
		Name	Description	Version
PCA9641BS	641	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 × 3 × 0.85 mm	SOT758-1
PCA9641PW	PCA9641	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

### 4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9641BS	PCA9641BSHP	HVQFN16	Reel 13" Q2/T3 *Standard mark SMD	6000	T <sub>amb</sub> = -40 °C to +85 °C
PCA9641PW	PCA9641PWJ	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = -40 °C to +85 °C

5. Block diagram




Fig 1. Block diagram of PCA9641

## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration for TSSOP16

Fig 3. Pin configuration for HVQFN16

### 6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	TSSOP16	HVQFN16	
INT0	1	15	active LOW interrupt output 0 (external pull-up required)
SDA_MST0	2	16	serial data master 0 (external pull-up required)
SCL_MST0	3	1	serial clock master 0 (external pull-up required)
RESET	4	2	active LOW reset input (external pull-up required)
SCL_MST1	5	3	serial clock master 1 (external pull-up required)
SDA_MST1	6	4	serial data master 1 (external pull-up required)
INT1	7	5	active LOW interrupt output 1 (external pull-up required)
V <sub>SS</sub>	8	6 <sup>[1]</sup>	supply ground
AD0	9	7	address input 0 (externally held to V <sub>SS</sub> , V <sub>DD</sub> , pull-up to V <sub>DD</sub> or pull-down to V <sub>SS</sub> )
AD1	10	8	address input 1 (externally held to V <sub>SS</sub> , V <sub>DD</sub> , pull-up to V <sub>DD</sub> or pull-down to V <sub>SS</sub> )
AD2	11	9	address input 2 (externally held to V <sub>SS</sub> , V <sub>DD</sub> , pull-up to V <sub>DD</sub> or pull-down to V <sub>SS</sub> )
AD3	12	10	address input 3 (externally held to V <sub>SS</sub> , V <sub>DD</sub> , pull-up to V <sub>DD</sub> or pull-down to V <sub>SS</sub> )
SCL_SLAVE	13	11	serial clock slave (external pull-up required)
SDA_SLAVE	14	12	serial data slave (external pull-up required)
INT_IN	15	13	active LOW interrupt input (external pull-up required)
V <sub>DD</sub>	16	14	supply voltage

[1] HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

## 7. Functional description

Refer to [Figure 1 “Block diagram of PCA9641”](#).


### 7.1 Device address

Following a START condition, the upstream master that wants to control the I<sup>2</sup>C-bus or make a status check must send the address of the slave it is accessing. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable pins and they must be connected to V<sub>DD</sub>, V<sub>SS</sub>, pull-up to V<sub>DD</sub> or pull-down to V<sub>SS</sub> directly. PCA9641 can decode 112 addresses, depending on AD3, AD2, AD1 and AD0, and which are found in [Table 5 “Address maps”](#).

At power-up or hardware/software reset, the quinary input pads are sampled and set the slave address of the device internally. To conserve power, once the slave address is determined, the quinary input pads are turned off and will not be sampled until the next time the device is power cycled. [Table 4](#) lists the five possible connections for the quinary input pads along with the external resistor values that must be used.

**Table 4. Quinary input pad connection**

Pad connection (pins AD3, AD2, AD1, AD0)	Mnemonic	External resistor	
		Min	Max
tie to ground	GND	0 kΩ	17.9 kΩ
resistor pull-down to ground	PD	34.8 kΩ	270 kΩ
resistor pull-up to V <sub>DD</sub>	PU	31.7 kΩ	340 kΩ
tie to V <sub>DD</sub>	V <sub>DD</sub>	0 kΩ	22.1 kΩ



**Fig 4. PCA9641 address**

## 7.2 Address maps

**Table 5. Address maps**

Do not use any other combination addresses to decode hardware addresses.

Pin connectivity				Address of PCA9641								Address byte value		7-bit hexadecimal address without R/W
AD3	AD2	AD1	AD0	A6	A5	A4	A3	A2	A1	A0	R/W	Write	Read	
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	1	1	1	0	0	0	0	-	E0h	E1h	70h
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	1	1	1	0	0	0	1	-	E2h	E3h	71h
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	1	1	1	0	0	1	0	-	E4h	E5h	72h
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	1	1	1	0	0	1	1	-	E6h	E7h	73h
V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	1	1	1	0	1	0	0	-	E8h	E9h	74h
V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	1	1	1	0	1	0	1	-	EAh	EBh	75h
V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	1	1	1	0	1	1	0	-	ECh	EDh	76h
V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	1	1	1	0	1	1	1	-	Eeh	Efh	77h
V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	PD	0	0	0	1	0	0	0	-	10h	11h	08h
V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	PU	0	0	0	1	0	0	1	-	12h	13h	09h
V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	PD	0	0	0	1	0	1	0	-	14h	15h	0Ah
V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	PU	0	0	0	1	0	1	1	-	16h	17h	0Bh
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	PD	0	0	0	1	1	0	0	-	18h	19h	0Ch
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>SS</sub>	PU	0	0	0	1	1	0	1	-	1Ah	1Bh	0Dh
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	PD	0	0	0	1	1	1	0	-	1Ch	1Dh	0Eh
V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	PU	0	0	0	1	1	1	1	-	1Eh	1Fh	0Fh
V <sub>SS</sub>	V <sub>SS</sub>	PD	V <sub>SS</sub>	0	0	1	0	0	0	0	-	20h	21h	10h
V <sub>SS</sub>	V <sub>SS</sub>	PD	V <sub>DD</sub>	0	0	1	0	0	0	1	-	22h	23h	11h
V <sub>SS</sub>	V <sub>SS</sub>	PU	V <sub>SS</sub>	0	0	1	0	0	1	0	-	24h	25h	12h
V <sub>SS</sub>	V <sub>SS</sub>	PU	V <sub>DD</sub>	0	0	1	0	0	1	1	-	26h	27h	13h
V <sub>SS</sub>	V <sub>DD</sub>	PD	V <sub>SS</sub>	0	0	1	0	1	0	0	-	28h	29h	14h
V <sub>SS</sub>	V <sub>DD</sub>	PD	V <sub>DD</sub>	0	0	1	0	1	0	1	-	2Ah	2Bh	15h
V <sub>SS</sub>	V <sub>DD</sub>	PU	V <sub>SS</sub>	0	0	1	0	1	1	0	-	2Ch	2Dh	16h
V <sub>SS</sub>	V <sub>DD</sub>	PU	V <sub>DD</sub>	0	0	1	0	1	1	1	-	2Eh	2Fh	17h
V <sub>DD</sub>	V <sub>SS</sub>	PD	V <sub>SS</sub>	0	0	1	1	0	0	0	-	30h	31h	18h
V <sub>DD</sub>	V <sub>SS</sub>	PD	V <sub>DD</sub>	0	0	1	1	0	0	1	-	32h	33h	19h
V <sub>DD</sub>	V <sub>SS</sub>	PU	V <sub>SS</sub>	0	0	1	1	0	1	0	-	34h	35h	1Ah
V <sub>DD</sub>	V <sub>SS</sub>	PU	V <sub>DD</sub>	0	0	1	1	0	1	1	-	36h	37h	1Bh
V <sub>DD</sub>	V <sub>DD</sub>	PD	V <sub>SS</sub>	0	0	1	1	1	0	0	-	38h	39h	1Ch
V <sub>DD</sub>	V <sub>DD</sub>	PD	V <sub>DD</sub>	0	0	1	1	1	0	1	-	3Ah	3Bh	1Dh
V <sub>DD</sub>	V <sub>DD</sub>	PU	V <sub>SS</sub>	0	0	1	1	1	1	0	-	3Ch	3Dh	1Eh
V <sub>DD</sub>	V <sub>DD</sub>	PU	V <sub>DD</sub>	0	0	1	1	1	1	1	-	3Eh	3Fh	1Fh
V <sub>SS</sub>	V <sub>SS</sub>	PD	PD	0	1	0	0	0	0	0	-	40h	41h	20h
V <sub>SS</sub>	V <sub>SS</sub>	PD	PU	0	1	0	0	0	0	1	-	42h	43h	21h
V <sub>SS</sub>	V <sub>SS</sub>	PU	PD	0	1	0	0	0	1	0	-	44h	45h	22h
V <sub>SS</sub>	V <sub>SS</sub>	PU	PU	0	1	0	0	0	1	1	-	46h	47h	23h
V <sub>SS</sub>	V <sub>DD</sub>	PD	PD	0	1	0	0	1	0	0	-	48h	49h	24h
V <sub>SS</sub>	V <sub>DD</sub>	PD	PU	0	1	0	0	1	0	1	-	4Ah	4Bh	25h

**Table 5. Address maps ...continued**

Do not use any other combination addresses to decode hardware addresses.

Pin connectivity				Address of PCA9641								Address byte value		7-bit hexadecimal_
AD3	AD2	AD1	AD0	A6	A5	A4	A3	A2	A1	A0	R/W	Write	Read	address without R/W
V <sub>SS</sub>	V <sub>DD</sub>	PU	PD	0	1	0	0	1	1	0	-	4Ch	4Dh	26h
V <sub>SS</sub>	V <sub>DD</sub>	PU	PU	0	1	0	0	1	1	1	-	4Eh	4Fh	27h
V <sub>DD</sub>	V <sub>SS</sub>	PD	PD	0	1	0	1	0	0	0	-	50h	51h	28h
V <sub>DD</sub>	V <sub>SS</sub>	PD	PU	0	1	0	1	0	0	1	-	52h	53h	29h
V <sub>DD</sub>	V <sub>SS</sub>	PU	PD	0	1	0	1	0	1	0	-	54h	55h	2Ah
V <sub>DD</sub>	V <sub>SS</sub>	PU	PU	0	1	0	1	0	1	1	-	56h	57h	2Bh
V <sub>DD</sub>	V <sub>DD</sub>	PD	PD	0	1	0	1	1	0	0	-	58h	59h	2Ch
V <sub>DD</sub>	V <sub>DD</sub>	PD	PU	0	1	0	1	1	0	1	-	5Ah	5Bh	2Dh
V <sub>DD</sub>	V <sub>DD</sub>	PU	PD	0	1	0	1	1	1	0	-	5Ch	5Dh	2Eh
V <sub>DD</sub>	V <sub>DD</sub>	PU	PU	0	1	0	1	1	1	1	-	5Eh	5Fh	2Fh
V <sub>SS</sub>	PD	V <sub>SS</sub>	V <sub>SS</sub>	0	1	1	0	0	0	0	-	60h	61h	30h
V <sub>SS</sub>	PD	V <sub>SS</sub>	V <sub>DD</sub>	0	1	1	0	0	0	1	-	62h	63h	31h
V <sub>SS</sub>	PD	V <sub>DD</sub>	V <sub>SS</sub>	0	1	1	0	0	1	0	-	64h	65h	32h
V <sub>SS</sub>	PD	V <sub>DD</sub>	V <sub>DD</sub>	0	1	1	0	0	1	1	-	66h	67h	33h
V <sub>SS</sub>	PU	V <sub>SS</sub>	V <sub>SS</sub>	0	1	1	0	1	0	0	-	68h	69h	34h
V <sub>SS</sub>	PU	V <sub>SS</sub>	V <sub>DD</sub>	0	1	1	0	1	0	1	-	6Ah	6Bh	35h
V <sub>SS</sub>	PU	V <sub>DD</sub>	V <sub>SS</sub>	0	1	1	0	1	1	0	-	6Ch	6Dh	36h
V <sub>SS</sub>	PU	V <sub>DD</sub>	V <sub>DD</sub>	0	1	1	0	1	1	1	-	6Eh	6Fh	37h
V <sub>DD</sub>	PD	V <sub>SS</sub>	V <sub>SS</sub>	0	1	1	1	0	0	0	-	70h	71h	38h
V <sub>DD</sub>	PD	V <sub>SS</sub>	V <sub>DD</sub>	0	1	1	1	0	0	1	-	72h	73h	39h
V <sub>DD</sub>	PD	V <sub>DD</sub>	V <sub>SS</sub>	0	1	1	1	0	1	0	-	74h	75h	3Ah
V <sub>DD</sub>	PD	V <sub>DD</sub>	V <sub>DD</sub>	0	1	1	1	0	1	1	-	76h	77h	3Bh
V <sub>DD</sub>	PU	V <sub>SS</sub>	V <sub>SS</sub>	0	1	1	1	1	0	0	-	78h	79h	3Ch
V <sub>DD</sub>	PU	V <sub>SS</sub>	V <sub>DD</sub>	0	1	1	1	1	0	1	-	7Ah	7Bh	3Dh
V <sub>DD</sub>	PU	V <sub>DD</sub>	V <sub>SS</sub>	0	1	1	1	1	1	0	-	7Ch	7Dh	3Eh
V <sub>DD</sub>	PU	V <sub>DD</sub>	V <sub>DD</sub>	0	1	1	1	1	1	1	-	7Eh	7Fh	3Fh
V <sub>SS</sub>	PD	V <sub>SS</sub>	PD	1	0	0	0	0	0	0	-	80h	81h	40h
V <sub>SS</sub>	PD	V <sub>SS</sub>	PU	1	0	0	0	0	0	1	-	82h	83h	41h
V <sub>SS</sub>	PD	V <sub>DD</sub>	PD	1	0	0	0	0	1	0	-	84h	85h	42h
V <sub>SS</sub>	PD	V <sub>DD</sub>	PU	1	0	0	0	0	1	1	-	86h	87h	43h
V <sub>SS</sub>	PU	V <sub>SS</sub>	PD	1	0	0	0	1	0	0	-	88h	89h	44h
V <sub>SS</sub>	PU	V <sub>SS</sub>	PU	1	0	0	0	1	0	1	-	8Ah	8Bh	45h
V <sub>SS</sub>	PU	V <sub>DD</sub>	PD	1	0	0	0	1	1	0	-	8Ch	8Dh	46h
V <sub>SS</sub>	PU	V <sub>DD</sub>	PU	1	0	0	0	1	1	1	-	8Eh	8Fh	47h
V <sub>DD</sub>	PD	V <sub>SS</sub>	PD	1	0	0	1	0	0	0	-	90h	91h	48h
V <sub>DD</sub>	PD	V <sub>SS</sub>	PU	1	0	0	1	0	0	1	-	92h	93h	49h
V <sub>DD</sub>	PD	V <sub>DD</sub>	PD	1	0	0	1	0	1	0	-	94h	95h	4Ah
V <sub>DD</sub>	PD	V <sub>DD</sub>	PU	1	0	0	1	0	1	1	-	96h	97h	4Bh
V <sub>DD</sub>	PU	V <sub>SS</sub>	PD	1	0	0	1	1	0	0	-	98h	99h	4Ch



**Table 5. Address maps ...continued**

Do not use any other combination addresses to decode hardware addresses.

Pin connectivity				Address of PCA9641								Address byte value		7-bit hexadecimal_
AD3	AD2	AD1	AD0	A6	A5	A4	A3	A2	A1	A0	R/W	Write	Read	address without R/W
V <sub>DD</sub>	PU	V <sub>SS</sub>	PU	1	0	0	1	1	0	1	-	9Ah	9Bh	4Dh
V <sub>DD</sub>	PU	V <sub>DD</sub>	PD	1	0	0	1	1	1	0	-	9Ch	9Dh	4Eh
V <sub>DD</sub>	PU	V <sub>DD</sub>	PU	1	0	0	1	1	1	1	-	9Eh	9Fh	4Fh
V <sub>SS</sub>	PD	PD	V <sub>SS</sub>	1	0	1	0	0	0	0	-	A0h	A1h	50h
V <sub>SS</sub>	PD	PD	V <sub>DD</sub>	1	0	1	0	0	0	1	-	A2h	A3h	51h
V <sub>SS</sub>	PD	PU	V <sub>SS</sub>	1	0	1	0	0	1	0	-	A4h	A5h	52h
V <sub>SS</sub>	PD	PU	V <sub>DD</sub>	1	0	1	0	0	1	1	-	A6h	A7h	53h
V <sub>SS</sub>	PU	PD	V <sub>SS</sub>	1	0	1	0	1	0	0	-	A8h	A9h	54h
V <sub>SS</sub>	PU	PD	V <sub>DD</sub>	1	0	1	0	1	0	1	-	AAh	ABh	55h
V <sub>SS</sub>	PU	PU	V <sub>SS</sub>	1	0	1	0	1	1	0	-	ACh	ADh	56h
V <sub>SS</sub>	PU	PU	V <sub>DD</sub>	1	0	1	0	1	1	1	-	A Eh	A Fh	57h
V <sub>DD</sub>	PD	PD	V <sub>SS</sub>	1	0	1	1	0	0	0	-	B0h	B1h	58h
V <sub>DD</sub>	PD	PD	V <sub>DD</sub>	1	0	1	1	0	0	1	-	B2h	B3h	59h
V <sub>DD</sub>	PD	PU	V <sub>SS</sub>	1	0	1	1	0	1	0	-	B4h	B5h	5Ah
V <sub>DD</sub>	PD	PU	V <sub>DD</sub>	1	0	1	1	0	1	1	-	B6h	B7h	5Bh
V <sub>DD</sub>	PU	PD	V <sub>SS</sub>	1	0	1	1	1	0	0	-	B8h	B9h	5Ch
V <sub>DD</sub>	PU	PD	V <sub>DD</sub>	1	0	1	1	1	0	1	-	BAh	BBh	5Dh
V <sub>DD</sub>	PU	PU	V <sub>SS</sub>	1	0	1	1	1	1	0	-	BCh	BDh	5Eh
V <sub>DD</sub>	PU	PU	V <sub>DD</sub>	1	0	1	1	1	1	1	-	BEh	BFh	5Fh
V <sub>SS</sub>	PD	PD	PD	1	1	0	0	0	0	0	-	C0h	C1h	60h
V <sub>SS</sub>	PD	PD	PU	1	1	0	0	0	0	1	-	C2h	C3h	61h
V <sub>SS</sub>	PD	PU	PD	1	1	0	0	0	1	0	-	C4h	C5h	62h
V <sub>SS</sub>	PD	PU	PU	1	1	0	0	0	1	1	-	C6h	C7h	63h
V <sub>SS</sub>	PU	PD	PD	1	1	0	0	1	0	0	-	C8h	C9h	64h
V <sub>SS</sub>	PU	PD	PU	1	1	0	0	1	0	1	-	CAh	CBh	65h
V <sub>SS</sub>	PU	PU	PD	1	1	0	0	1	1	0	-	CCh	CDh	66h
V <sub>SS</sub>	PU	PU	PU	1	1	0	0	1	1	1	-	CEh	CFh	67h
V <sub>DD</sub>	PD	PD	PD	1	1	0	1	0	0	0	-	D0h	D1h	68h
V <sub>DD</sub>	PD	PD	PU	1	1	0	1	0	0	1	-	D2h	D3h	69h
V <sub>DD</sub>	PD	PU	PD	1	1	0	1	0	1	0	-	D4h	D5h	6Ah
V <sub>DD</sub>	PD	PU	PU	1	1	0	1	0	1	1	-	D6h	D7h	6Bh
V <sub>DD</sub>	PU	PD	PD	1	1	0	1	1	0	0	-	D8h	D9h	6Ch
V <sub>DD</sub>	PU	PD	PU	1	1	0	1	1	0	1	-	DAh	DBh	6Dh
V <sub>DD</sub>	PU	PU	PD	1	1	0	1	1	1	0	-	DCh	DDh	6Eh
V <sub>DD</sub>	PU	PU	PU	1	1	0	1	1	1	1	-	DEh	DFh	6Fh

### 7.3 Command Code

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9641, which will be stored in the Command Code register.




Fig 5. Command Code

The 3 LSBs are used as a pointer to determine which register will be accessed. If the auto-increment flag is set (AI = 1), the three least significant bits of the Command Code are automatically incremented after a byte has been read or written. This allows the user to program the registers sequentially or to read them sequentially.

- During a read operation, the contents of these bits will roll over to 000b after the last allowed register is accessed (111b).
- During a write operation, the PCA9641 will acknowledge bytes sent to the CONTR, STATUS, RT, INT\_STATUS, INT\_MSK, MB\_LO and MB\_HI registers, but will not acknowledge bytes sent to the ID register since it is a read-only register. The 3 LSBs of the Command Code do not roll over to 000b but stay at 111b.

Only the 3 least significant bits are affected by the AI flag.

Unused bits must be programmed with zeros. Any command code (write operation) different from 'AI000 0000', 'AI000 0001', 'AI000 0010', 'AI000 0011', 'AI000 0100', 'AI000 0101', 'AI000 0110' and 'AI000 111' will not be acknowledged. At power-up, this register defaults to all zeros.

Table 6. Command Code register

B2	B1	B0	Register name	Type	Register function
0	0	0	ID	R only	8-bit device ID
0	0	1	CONTR	R/W	control register
0	1	0	STATUS	R/W	status register
0	1	1	RT	R/W	reserve time
1	0	0	INT_STATUS	R/W	interrupt status register
1	0	1	INT_MSK	R/W	interrupt mask register
1	1	0	MB_LO	R/W	low 8 bits of the mail box
1	1	1	MB_HI	R/W	high 8 bits of the mail box

Each system master controls its own set of registers, however they can also read specific bits from the other system master.




Fig 6. Internal register map

### 7.4 Power-on reset

When power (from 0 V) is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9641 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that time, the reset condition is released and the PCA9641 registers and I<sup>2</sup>C-bus/SMBus state machine initialize to their default states. After that,  $V_{DD}$  must be lowered to below  $V_{POR}$  and back up to the operating voltage for a power-reset cycle.

### 7.5 Reset input ( $\overline{RESET}$ )

The  $\overline{RESET}$  input can be asserted to initialize the system while keeping the  $V_{DD}$  at its operating level. A reset is accomplished by holding the  $\overline{RESET}$  pin LOW for a minimum of  $t_{w(rst)}$ . The PCA9641 registers and I<sup>2</sup>C-bus/SMBus state machine are set to their default state once  $\overline{RESET}$  is LOW (0). When  $\overline{RESET}$  is HIGH (1), normal operation resumes and the I<sup>2</sup>C downstream bus has no connection to any I<sup>2</sup>C-bus master.

### 7.6 Software reset

When granted or non-granted master sends a software reset (see [Section 13 “General call software reset”](#)), PCA9641 will reset all internal registers and:

- If SMBUS\_SWRST was enabled before software reset happens, PCA9641 sends SCL LOW for greater than 35 ms to downstream bus following a soft reset.
- If SMBUS\_SWRST was disabled before software reset happens, PCA9641 does **not** send SCL LOW to downstream bus following a soft reset.

7.7 Voltage translation

The pass gate transistors of the PCA9641 are constructed such that the V<sub>DD</sub> voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.




Fig 7. Pass gate voltage as a function of supply voltage

Figure 7 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 18 “Static characteristics” of this data sheet). In order for the PCA9641 to act as a voltage translator, the V<sub>O(SW)</sub> voltage should be equal to, or lower than the lowest bus voltage. For example, if the main buses were running at 3.3 V, and the downstream bus was 2.5 V, then V<sub>O(SW)</sub> should be equal to or below 2.5 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that V<sub>O(SW)(max)</sub> will be at 2.5 V when the PCA9641 supply voltage is 3.375 V or lower so the PCA9641 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 20).

More Information on voltage translation can be found in Application Note AN262: PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches.

## 8. Register descriptions

### 8.1 Register 0: ID register ([B2:B0] = 000b)

This register is holding the last 8 bits of the Device ID. It is used to distinguish between PCA9541 and PCA9641. When a master reads this register, if the value returned from this register is 38h, it is PCA9641, other than this value it is PCA9541.

**Table 7. ID - Device ID register (pointer address 00h) bit description**  
 POR = 38h.

Address	Register	Bit	Access	Description
00h	ID	7:0	R only	Hard-coded 38h for PCA9641.

### 8.2 Register 1: Control register ([B2:B0] = 001b)

The Control register described below is identical for both the masters. Nevertheless, there are physically two internal Control registers, one for each upstream channel. When master 0 reads/writes in this register, the internal CONTR Register 0 will be accessed. When master 1 reads/writes in this register, the internal CONTR Register 1 will be accessed.

**Table 8. CONTR - Control register (pointer address 01h) bit description**  
 POR = 00h.  
 Legend: \* default value

Bit	Symbol	Access	Value	Description
7	PRIORITY	R/W		Master can set this register bit for setting priority of the winner when two masters request the downstream bus at the same time. <a href="#">Table 9</a> shows how PCA9641 selects the winner when 2 masters set their own PRIORITY bit.
			0*	Master can configure the priority bit for the case where two masters request the downstream bus at the same time. See <a href="#">Table 9</a> for information on how PCA9641 selects the winner.
6	SMBUS_DIS	R/W		When PCA9641 detects an SMBus time-out, if this bit is set, PCA9641 will disconnect I <sup>2</sup> C-bus from master to downstream bus.
			0*	Normal operation
			1	Connectivity between master and downstream bus will be disconnected upon detecting an SMBus time-out condition.

**Table 8. CONTR - Control register (pointer address 01h) bit description ...continued**

POR = 00h.

Legend: \* default value

Bit	Symbol	Access	Value	Description
5	IDLE_TIMER_DIS	R/W		After RES_TIME is expired, I <sup>2</sup> C-bus idle for more than 100 ms, PCA9641 will disconnect master from downstream bus and takes away its grant if this register bit is enabled. This IDLE_TIMER_DIS function also applies when there is a grant of a request with zero value on RES_TIME.
			0*	Normal operation.
			1	Enable 100 ms idle timer. After reserve timer expires or if reserve timer is disabled, if the downstream bus is idle for more than 100 ms, the connection between master and downstream bus will be disconnected.
4	SMBUS_SWRST	R/W		Non-granted or granted master sends a soft reset, if this bit is set, PCA9641 sets clock LOW for 35 ms following reset of all register values to defaults.
			0*	Normal operation.
			1	Enable sending SMBus time-out to downstream bus, after receiving a general call soft reset from master.
3	BUS_INIT	R/W		Bus initialization for PCA9641 sends one clock out and checks SDA signal. If SDA is HIGH, PCA9641 sends a 'not acknowledge' and a STOP condition. The BUS_INIT function is completed. If SDA is LOW, PCA9641 sends other clock out and checks SDA again. The PCA9641 will send out 9 clocks (maximum), and if SDA is still LOW, PCA9641 determines the bus initialization has failed.
			0*	Normal operation.
			1	Start initialization on next bus connect function to downstream bus.
2	BUS_CONNECT	R/W		Connectivity between master and downstream bus; the internal switch connects I <sup>2</sup> C-bus from master to downstream bus only if LOCK_GRANT = 1.
			0*	Do not connect I <sup>2</sup> C-bus from master to downstream bus.
			1	Connect downstream bus; the internal switch is closed only if LOCK_GRANT = 1.
1	LOCK_GRANT	R only		This is a status read only register bit. Lock grant status register bit indicates the ownership between reading master and the downstream bus. If this register bit is 1, the reading master has owned the downstream bus. If this register bit is zero, the reading master has not owned the downstream bus.
			0*	This master does not have a lock on the downstream bus.
			1	This master has a lock on the downstream bus.

**Table 8. CONTR - Control register (pointer address 01h) bit description ...continued**


POR = 00h.

Legend: \* default value

Bit	Symbol	Access	Value	Description
0	LOCK_REQ	R/W		Lock request register bit is for a master requesting the downstream bus when it does not have a lock on downstream bus. When a master has a lock on downstream bus, it can give up the ownership by writing zero to LOCK_REQ register bit. When LOCK_REQ becomes zero, LOCK_GRANT bit becomes zero and the internal switch will be open.
			0*	Master is not requesting a lock on the downstream bus or giving up the lock if master had a lock on the downstream bus.
			1	Master is requesting a lock on the downstream bus.

**Table 9. How PCA9641 selects winner**

Master 0 priority	Master 1 priority	Last master granted	Result
0	0	none	Grant is given to Master 0
0	0	Master 0	Grant is given to Master 1
0	0	Master 1	Grant is given to Master 0
0	1	n/a	Grant is given to Master 1
1	0	n/a	Grant is given to Master 0
1	1	none	Grant is given to Master 1
1	1	Master 0	Grant is given to Master 1
1	1	Master 1	Grant is given to Master 0



**Fig 8. Two masters request the downstream bus at the same time**

### 8.3 Register 2: Status register ([B2:B0] = 010b)

**Table 10. STATUS - Status register (pointer address 02h) bit description**

POR = 00h.

Legend: \* default value

Bit	Symbol	Access	Value	Description
7	SDA_IO	R/W		SDA becomes I/O pin; master can read or write to this register bit. If master reads this bit, the value is the state of the downstream SDA pin. Zero value means SDA is LOW, and one means SDA pin is HIGH.  When master writes '0' to this register bit, the downstream SDA pin will assert LOW.  If master writes '1' to this register bit, the downstream SDA pin will be pulled HIGH.  <b>Remark:</b> SDA becomes I/O pin only when BUS_CONNECT = 0 and LOCK_GRANT = 1.
			0*	When read, indicates the SDA pin of the downstream bus is LOW.  When written, PCA9641 drives SDA pin of downstream bus LOW.
			1	When read, indicates the SDA pin of the downstream bus is HIGH.  When written, PCA9641 drives SDA pin of the downstream bus HIGH.
6	SCL_IO	R/W		SCL becomes I/O pin; master can read or write to this register bit. If master reads this bit, the value is the state of the downstream SCL pin. Zero value means SCL is LOW, and one means SCL pin is HIGH.  When master writes '0' to this register bit, the downstream SCL pin will assert LOW.  If master writes '1' to this register bit, the downstream SCL pin will be pulled HIGH.  <b>Remark:</b> SCL becomes I/O pin only when BUS_CONNECT = 0 and LOCK_GRANT = 1.
			0*	When read, shows the SCL pin of the downstream bus is LOW.  When written, PCA9641 drives SCL pin of downstream bus LOW.
			1	When read, shows the SCL pin of the downstream bus is HIGH.  When written, PCA9641 drives SCL pin of the downstream bus HIGH.



Table 10. STATUS - Status register (pointer address 02h) bit description ...continued

POR = 00h.

Legend: \* default value

Bit	Symbol	Access	Value	Description
5	TEST_INT	W only		Test interrupt output pin; a master can send an interrupt to itself by writing '1' to this register bit. Writing '0' to this register bit has no effect. To clear this interrupt, master must write '1' to TEST_INT_INT in Interrupt Status register.
			0*	Normal operation
			1	Causes PCA9641 $\overline{\text{INT}}$ pin to go LOW if not masked by TEST_INT_INT in Interrupt Mask register. Allows this master to invoke its Interrupt Service Routine to handle housekeeping tasks.
4	MBOX_FULL	R only		This is a read-only status register bit. If this bit is '0', it indicates no data is available in the mail box. If it is '1', it indicates new data is available in the mail box.
			0*	No data is available for <b>this</b> master.
			1	Mailbox contains data for <b>this</b> master from the other master.
3	MBOX_EMPTY	R only		This is a read-only status register bit. If this bit is '0', it indicates other master mailbox is full, and this master cannot send more data to other master mailbox. If it is '1', it indicates other master is empty and this master can send data to other master mailbox.
			0*	<b>Other</b> master mailbox is full; wait until <b>other</b> master reads data.
			1	<b>Other</b> master mailbox is empty. <b>Other</b> master has read previous data and it is permitted to write new data.
2	BUS_HUNG	R only		This is a read-only status register bit. If this register bit is '0', it indicates the bus is in normal condition. If this bit is '1', it indicates the bus is hung. The hung bus means SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms.
			0*	Normal operation
			1	Downstream bus hung; when SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms.
1	BUS_INIT_FAIL	R only		This is a read-only status register bit. If this register bit is '0', it indicates the bus initialization function has passed. The downstream bus is in idle mode (SCL and SDA are HIGH). If this register bit is '1', it indicates the bus initialization function has failed. The SDA signal could be stuck LOW.
			0*	Normal operation
			1	Bus initialization has failed. SDA still LOW, the downstream bus cannot recover.

**Table 10. STATUS - Status register (pointer address 02h) bit description ...continued**

POR = 00h.

Legend: \* default value

Bit	Symbol	Access	Value	Description
0	OTHER_LOCK	R only		This is a status read-only register bit. Other master lock status indicates the ownership between other master and the downstream bus. If this register bit is '1', the other master has owned the downstream bus. If this register bit is '0', the other master does not own the downstream bus.
			0*	The other master does not have a lock on the downstream bus.
			1	The other master has a lock on the downstream bus.

### 8.4 Register 3: Reserve Time register ([B2:B0] = 011b)

Reserve time is for when a master wants ownership of the downstream bus without interruption. It can reserve from 1 ms to 255 ms ownership of the downstream bus without interruption.

**Table 11. RT - Reserve Time register (pointer address 03h) bit description**

POR = 00h.

Bit	Symbol	Access	Value	Description
7 to 0	RES_TIME[7:0]	R/W		Reserve timer. Changes during LOCK_GRANT = 1 will have no effect.
			0	Disable timer or reserve without time limited.
			01h	1 ms
			:	:
			FFh	255 ms

Reserve time cannot be changed after LOCK\_GRANT is one.

If a master requests the downstream bus with 00h in Reserve Time register, this master wants the downstream bus forever or until it gives up the bus by setting LOCK\_REQ bit to zero.




Fig 9. Request downstream with reserve time

## 8.5 Register 4: Interrupt Status register ([B2:B0] = 100b)

These interrupt status bits are sticky and will remain set until cleared by writing '1'.

The PCA9641 provides seven different types of interrupt.

**Table 12. INT\_STATUS - Interrupt status register (pointer address 04h) bit description**  
POR = 00h.

Bit	Symbol	Access	Value	Description
7	-			Reserved.
6	BUS_HUNG_INT	R only		Indicates to both masters that SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms.
			0	No interrupt generated; normal operation.
			1	Interrupt generated; downstream bus cannot recover; when SDA signal is LOW and SCL signal does not toggle for more than 500 ms or SCL is LOW for 500 ms,
5	MBOX_FULL_INT	R/W		Indicates the mailbox has new mail.
			0	No interrupt generated; mailbox is not full.
			1	Interrupt generated; mailbox full.
4	MBOX_EMPTY_INT	R/W		Indicates the sent mail is empty, other master has read the mail.
			0	No interrupt generated; sent mail is not empty.
			1	Interrupt generated; mailbox is empty.
3	TEST_INT_INT	R/W		Indicates this master has sent an interrupt to itself.
			0	No interrupt generated; master has not set the TEST_INT bit in STATUS register.
			1	Interrupt generated; master activates its interrupt pin via the TEST_INT bit in STATUS register.
2	LOCK_GRANT_INT	R/W		Indicates the master has a lock (ownership) on the downstream bus.
			0	No interrupt generated; this master does not have a lock on the downstream bus.
			1	Interrupt generated; this master has a lock on the downstream bus.
1	BUS_LOST_INT	R/W		Indicates the master has involuntarily lost the ownership of the downstream bus.
			0	No interrupt generated; this master is controlling the downstream bus.
			1	Interrupt generated; this master has involuntarily lost the control of the downstream bus.
0	INT_IN_INT	R/W		Indicates that there is an interrupt from the downstream bus to both the granted and non-granted masters.
			0	No interrupt on interrupt input pin $\overline{\text{INT\_IN}}$ .
			1	Interrupt on interrupt input pin $\overline{\text{INT\_IN}}$ .

## 8.6 Register 5: Interrupt Mask register ([B2:B0] = 101b)

**Table 13. INT\_MSK - Interrupt Mask register (pointer address 05h) bit description**  
*POR = 7Fh.*

Bit	Symbol	Access	Value	Description
7	-			Reserved.
6	BUS_HUNG_MSK	R/W	0	Enable output interrupt when BUS_HUNG function is set.
			1	Disable output interrupt when BUS_HUNG function is set.
5	MBOX_FULL_MSK	R/W	0	Enable output interrupt when MBOX_FULL function is set.
			1	Disable output interrupt when MBOX_FULL function is set.
4	MBOX_EMPTY_MSK	R/W	0	Enable output interrupt when MBOX_EMPTY function is set.
			1	Disable output interrupt when MBOX_EMPTY function is set.
3	TEST_INT_MSK	R/W	0	Enable output interrupt when TEST_INT function is set.
			1	Disable output interrupt when TEST_INT function is set.
2	LOCK_GRANT_MSK	R/W	0	Enable output interrupt when LOCK_GRANT function is set.
			1	Disable output interrupt when LOCK_GRANT function is set.
1	BUS_LOST_MSK	R/W	0	Enable output interrupt when BUS_LOST function is set.
			1	Disable output interrupt when BUS_LOST function is set.
0	INT_IN_MSK	R/W	0	Enable output interrupt when INT_IN function is set.
			1	Disable output interrupt when INT_IN function is set.

## 8.7 Registers 6 and 7: MB registers ([B2:B0] = 110b and 111b)

**Table 14. SMB - Shared Mail Box registers (pointer addresses 06h, 07h) bit description**  
*POR = 00h.*

Address	Bit	Symbol	Access	Description
06h	7 to 0	MB_LO[7:0]	R/W	Low 8 bits of the mail box.
07h	7 to 0	MB_HI[7:0]	R/W	High 8 bits of the mail box.

## 8.8 Operating cycle of the downstream bus

### 8.8.1 Request the downstream bus

When a master seeks control of the bus by requesting its I<sup>2</sup>C-bus channel to the PCA9641 registers, it must write to the Control register (CONTR, 01h) and Reserve Time register (RT, 03h) optional. LOCK\_REQ bit and RT[7:0] allow the master to take control of the bus in a period of RES\_TIME without interrupting.

While master 0 is working on the downstream bus, master 1 can request the downstream bus by writing to LOCK\_REQ bit in CONTR register and RT register. When the downstream bus is free and RES\_TIME is expired, master 1 will have control of the downstream bus.

If Reserve Time is set to 0, it will disable the timer counter. That means the master requests the downstream bus forever or until it gives up the bus.

### 8.8.2 Acquire the downstream bus

After the master wrote to LOCK\_REQ bit and RT register, it must poll LOCK\_GRANT bit in CONTR register or wait for interrupt signal ( $\overline{\text{INTx}}$  pin) if LOCK\_GRANT\_MSK bit is set in INT\_MSK register for the ownership of the downstream bus.

When LOCK\_GRANT bit is one, this master has full control of the downstream bus.

To start communication with downstream slave devices, master must connect to downstream bus by setting BUS\_CONNECT = 1.

### 8.8.3 Give up the downstream bus

The RES\_TIME starts countdown after LOCK\_GRANT becomes one. When the RES\_TIME becomes zero and the I<sup>2</sup>C-bus is free (SCL\_SLAVE and SDA\_SLAVE are HIGH) after STOP condition, PCA9641 will clear the LOCK\_GRANT bit.

If a master requests the downstream bus with RES\_TIME = 0, it must write zero to LOCK\_REQ bit to give up its control.

## 9. Arbitration

### 9.1 Rules

1. If a master keeps its request asserted after its grant, the master will indefinitely hold the bus.
  - If the bus goes IDLE for 100 ms, it will be disconnected only if the idle time-out function is enabled and the reserve timer has expired.
2. If a master removes its request, then that master will lose its grant.
  - If the other master is requesting the bus, it will be granted.
  - If no master is requesting the bus, PCA9641 will disconnect from both.
3. If a master sets the reserve timer before its grant, the timer will clear its request when it expires.
  - This timer gives a 1 ms to 255 ms window for locking the bus. When the timer expires, it clears the master's request and follows Step 2.
  - If the bus is idle for 100 ms and the reserve timer has not expired, the grant will **not** be lost.
  - If the master clears its request and the reserve timer has not expired, the grant will be lost.
4. If both masters request the grant at the same time (close), the winner will be determined as follows:
  - The first master to set the request bit in the register wins. START does not matter, and nothing else really matters as the masters might have different clock frequencies, etc. The master might be doing a burst write with an address rollover, making the control register the last byte it writes. However, if the bit is set in the control register first, it wins.
  - The action of the grant is applied when the winning master's transaction is terminated with a STOP. (It is not OK to do a Re-START when requesting the bus; before accessing the downstream slaves, master must issue a STOP.)
  - If both masters request at the exact same time, and logic cannot determine a winner, the control register priority bit determines which master to give the grant to. See [Section 8.2](#).
5. A write to the control register for a REQUEST will always be answered with an ACK.
  - The master must poll the control register or use the interrupts to determine when the grant is awarded.

### 9.2 Disconnect events

The following events cause a master to disconnect condition to occur, assuming the conditions from the previous section are satisfied to allow the grant to be removed and the downstream bus to be disconnected.

1. STOP (ideal, this is the cleanest way).
2. Bus IDLE for 100 ms (not ideal).
3. Writing 0 to LOCK\_REQ.

10. State machines




Fig 10. State machine of downstream bus ownership



## 11. Request grant examples

In the waveform shown in [Figure 11](#), Master 0 initiated a START first. Master 1 was at a higher clock speed and wrote the request bit first, so Master 1 won the arbitration.




Fig 11. Request grant example

The effects of the arbitration do not take effect until the winning master issues a STOP condition. If the winning master were to continue to write to the next register using auto-incrementing addresses, it would delay the grant until the STOP. The master has 'won' the arbitration, though.

Two masters request the bus at the same time (close enough that the logic cannot tell the difference). See [Figure 8](#) for the waveform. In this case the PRIORITY bits are used to determine the winner. The truth table, [Table 9](#), is for winner selection.

## 12. Characteristics of the I<sup>2</sup>C-bus


The information in this section pertains to both M0 and M1 I<sup>2</sup>C-bus interfaces.

The I<sup>2</sup>C-bus interface is used to access the device programmable registers. This interface runs as Fast-mode Plus (Fm+) speeds with a general call software reset. The I<sup>2</sup>C core is composed of the I<sup>2</sup>C State Machine, shift register, and the start/stop detection logic.

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**12.1 Bit transfer**


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see [Figure 12](#)).



**Fig 12. Bit transfer**

**12.2 START and STOP conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 13](#)).



**Fig 13. Definition of START and STOP conditions**

**12.3 System configuration**

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 14](#)).




Fig 14. System configuration

### 12.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Fig 15. Acknowledgement on the I<sup>2</sup>C-bus

12.5 Bus transactions




Fig 16. Write to the Interrupt Enable and Control registers using the Auto-Increment (AI) bit


### 12.6 Auto-increment

Writing to each register carries an overhead of a total of 3 bytes: slave address, command, and data. Auto-increment allows the user to send or receive data continuously where the slave will auto-increment and wrap around on the registers.

The auto-increment is bit 8 of the command byte (see [Figure 5](#)).

By setting the AI bit to 1, the master can send or read N data bytes to or from incrementing addresses that wrap around to 0x0. For example, a write to register address 0x4 will write data byte 1 to address 0x4, data byte 2 to address 0x5, data byte 3 to address 0x6, data byte 4 to address 0x7, data byte 5 to address 0x0, data byte 6 to address 0x1, data byte 7 to address 0x2 and data byte 8 to address 0x3. The read occurs in much the same way. When write to read register only, the write will not affect the value.

The master stops an auto-increment write by sending a STOP bit after the final slave ACK. The master stops a read by NACKing the final byte and sending a STOP bit.



**Fig 17. Read the five registers using the Auto-Increment (AI) bit**

**Remark:** If an eighth data byte is read, the first register will be accessed.

**Table 15. Read/write the registers using Auto-Increment**

Command code	First data byte	Second data byte	Third data byte	Fourth data byte	Fifth data byte	Sixth data byte	Seventh data byte	Eighth data byte
1000 0000	ID	CONTR	STATUS	RT	INT_STATUS	INT_MASK	MB_LO	MB_HI
1000 0001	CONTR	STATUS	RT	INT_STATUS	INT_MASK	MB_LO	MB_HI	ID
1000 0010	STATUS	RT	INT_STATUS	INT_MASK	MB_LO	MB_HI	ID	CONTR
1000 0011	RT	INT_STATUS	INT_MASK	MB_LO	MB_HI	ID	CONTR	STATUS
1000 0100	INT_STATUS	INT_MASK	MB_LO	MB_HI	ID	CONTR	STATUS	RT

Table 15. Read/write the registers using Auto-Increment ...continued

Command code	First data byte	Second data byte	Third data byte	Fourth data byte	Fifth data byte	Sixth data byte	Seventh data byte	Eighth data byte
1000 0101	INT_MASK	MB_LO	MB_HI	ID	CONTR	STATUS	RT	INT_STATUS
1000 0110	MB_LO	MB_HI	ID	CONTR	STATUS	RT	INT_STATUS	INT_MASK
1000 0111	MB_HI	ID	CONTR	STATUS	RT	INT_STATUS	INT_MASK	MB_LO

### 13. General call software reset

The Software Reset Call allows all the devices in the I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command. To be performed correctly, it implies that the I<sup>2</sup>C-bus is functional and that there is no device hanging the bus.

The Software Reset sequence is defined as following:

1. A START command is sent by the I<sup>2</sup>C-bus master.
2. The reserved General Call I<sup>2</sup>C-bus address '0000 000' with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C-bus master.
3. The device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
4. Once the General Call address has been sent and acknowledged, the master sends 1 byte. The value of the byte must be equal to 06h. The device acknowledges this value only. If the byte is not equal to 06h, the device does not acknowledge it. If more than 1 byte of data is sent, the device does not acknowledge any more.
5. Once the right byte has been sent and correctly acknowledged, the master sends a STOP command to end the Software Reset sequence: the slave device then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time. If the master sends a Repeated START instead, no reset is performed.
6. PCA9641 will issue the bus recovery procedure.

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the slave device (at any time) as a 'Software Reset Abort'. Slave device does not initiate a reset of its registers.




Fig 18. Software Reset sequence

## 14. Device ID (PCA9641 ID field)

The Device ID field is a 3-byte read-only (24 bits) word giving the following information:

- The first 12 bits are for the manufacturer name, unique per manufacturer (for example, NXP).
- The next 9 bits are for the part identification, assigned by manufacturer.
- The last 3 bits are for the die revision, assigned by manufacturer (for example, Rev X).

The Device ID is read-only, hardwired in the device and can be accessed as follows:

1. START command.
2. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/ $\overline{W}$  bit set to 0 (write).
3. The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
4. The master sends a Re-START command.

**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID read cannot be performed.

**Remark:** A STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID read cannot be performed.

5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address '1111 100' with the R/ $\overline{W}$  bit set to 1 (read).
6. The device ID read can be done, starting with the 12 manufacturer bits (first byte + 4 MSB of the second byte), followed by the 9 part identification bits and then the 3 die revision bits (3 LSB of the third byte).
7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

**Remark:** If the master continues to ACK the bytes after the third byte, the PCA9641 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

**Table 16. PCA9641 ID field**

Byte 3						Byte 2						Byte 1											
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	0	0	0
Bits [23:11]						Bits [10:3]						Bits [2:0]											
Manufacturer ID						Part ID						Revision											

## 15. Shared mailbox

Shared mailbox contains two 8-bit bidirectional mailboxes used for communication between the two masters. Each master has MB\_HI and MB\_LO registers on their address map. The mailbox uses a MBOX\_FULL and MBOX\_EMPTY status to assist in the flow of data and prevent data loss or corruption.

When a master is sending data via the mailbox, it must check the MBOX\_EMPTY status bit. If the MBOX\_EMPTY status bit is zero (not EMPTY), then it contains data for the other master that has not been read, and writing at this time would result in data loss/corruption. When the MBOX\_EMPTY status bit is one (EMPTY), the master may write to the mailbox. In order to send data through the mailbox, the master must write the entire 16 bits, starting with MB\_LO and finishing with MB\_HI. If the mailbox is written in reverse order, it will not activate the FULL flag on the receiving master. Once the mailbox has been written, the transmitting master's MBOX\_EMPTY status bit is cleared (0), and the receiving master's MBOX\_FULL status bit is set (1).

When a master's MBOX\_FULL status bit is set, it means that there is data in the mailbox from the other master that has not been read. The master may read the mailbox in any order, but the FULL flag will not be cleared until both MB\_LO and MB\_HI have been read. When they have been read, the sending master's MBOX\_EMPTY status bit is set, indicating the data has been read and the mailbox is ready for more data. When they have been read, the receiving master's MBOX\_FULL status bit is cleared, indicating there is no new data in the mailbox to be read.

When a master **writes** the mailbox registers, it is sending data to the other master's mailbox. When a master **reads** the mailbox, it is reading from its own mailbox. It is not possible to write data into the mailbox and read it back.




Fig 19. Shared mailbox byte arrangement



16. Application design-in information




Fig 20. Typical application

16.1 Specific applications




Fig 21. Arbitration application

The PCA9641 is a 2-to-1 I<sup>2</sup>C-bus master arbiter designed for dual masters sharing the same downstream slave devices. Any master can request the downstream bus at any time and PCA9641 will let the master know when it is its turn to control the downstream bus. The master will not overwrite the other master's transactions, and no advance software is needed. In high reliability I<sup>2</sup>C-bus applications, the PCA9641 will switch between masters when the downstream bus is free and clear. If the downstream bus hangs, PCA9641 will remotely recover the bus by multiple ways, such as smart initialization, SMBus time-out, remote toggling of SCL and SDA.

16.2 High reliability systems

In a typical multipoint application, shown in Figure 22, the two masters (for example, primary and back-up) are located on separate I<sup>2</sup>C-buses that connect to multiple downstream I<sup>2</sup>C-bus slave cards/devices via a PCA9641 for non-hot swap applications to provide high reliability of the I<sup>2</sup>C-bus.




Fig 22. High reliability backplane application

I<sup>2</sup>C-bus commands are sent via the primary or back-up master and either master can take command of the I<sup>2</sup>C-bus. Either master at any time can gain control of the slave devices if the other master is disabled or removed from the system. The failed master is isolated from the system and will not affect communication between the on-line master and the slave devices located on the cards.

For even higher reliability in multipoint backplane applications, two dedicated masters can be used for every card as shown in Figure 23.




Fig 23. Very high reliability backplane application

### 16.3 Masters with shared resources

Some masters may not be multi-master capable or some masters may not work well together and continually lock up the bus. The PCA9641 can be used to separate the masters, as shown in Figure 24, but still allow shared access to slave devices, such as Field Replaceable Unit (FRU) EEPROMs or temperature sensors.




Fig 24. Masters with shared resources application

### 16.4 Gatekeeper multiplexer

The PCA9641 can act as a gatekeeper multiplexer in applications where there are multiple I<sup>2</sup>C-bus devices with the same fixed address (for example, EEPROMs with address of 'Z' as shown in [Figure 25](#)) connected in a multipoint arrangement to the same bus master by using one PCA9641 per card/device. Since each PCA9641 has its own unique address (for example, 'A', 'B', 'C', and so on), the EEPROMs can be connected to the master, one at a time, by connecting one PCA9641 (Master 0 position) while keeping the rest of the cards/devices isolated (off position).

The alternative, shown with dashed lines, is to use a PCA9548A 1-to-8 channel switch on the master card and run eight I<sup>2</sup>C-bus devices, one to each EEPROM card, to multiplex the master to each card. The number of card pins used is the same in either case, but there are seven fewer pairs of SDA/SCL traces on the printed-circuit board if the PCA9641 is used.





Fig 25. Gatekeeper multiplexer application

**16.5 Bus initialization/recovery to initialize slaves without hardware reset**

If the I<sup>2</sup>C-bus is hung, I<sup>2</sup>C-bus devices without a hardware reset pin (for example, Slave 1 and Slave 2 in Figure 26) can be isolated from the master by the PCA9641. The PCA9641 disconnects the hung bus if IDLE\_TIMER\_DIS was set or over 500 ms, restoring the master's control of the rest of the bus (for example, Slave 0). The bus master can then command the PCA9641 to send nine clock pulses/STOP condition to reset the downstream I<sup>2</sup>C-bus devices before they are reconnected to the master or leave the downstream devices isolated.




**Fig 26. Bus initialization/recovery application**


**16.6 Power-on reset requirements**

In the event of a glitch or data corruption, PCA9641 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 27 and Figure 28.



**Fig 27. V<sub>DD</sub> is lowered below 0.7 V or 0 V and then ramped up to V<sub>DD</sub>**



**Fig 28. V<sub>DD</sub> is lowered below the POR threshold, then ramped back up to V<sub>DD</sub>**

[Table 17](#) specifies the performance of the power-on reset feature for PCA9641 for both types of power-on reset.


**Table 17. Recommended supply sequencing and ramp rates**

$T_{amb} = 25\text{ }^{\circ}\text{C}$  (unless otherwise noted). Not tested; specified by design.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$(dV/dt)_f$	fall rate of change of voltage	<a href="#">Figure 27</a>	0.1	-	2000	ms
$(dV/dt)_r$	rise rate of change of voltage	<a href="#">Figure 27</a>	0.1	-	2000	ms
$t_{d(rst)}$	reset delay time	<a href="#">Figure 27</a> ; re-ramp time when $V_{DD}$ drops to $V_{SS}$	1	-	-	$\mu\text{s}$
		<a href="#">Figure 28</a> ; re-ramp time when $V_{DD}$ drops to $V_{POR(min)} - 50\text{ mV}$	1	-	-	$\mu\text{s}$
$\Delta V_{DD(gl)}$	glitch supply voltage difference	<a href="#">Figure 29</a>	[1]	-	1	V
$t_{w(gl)VDD}$	supply voltage glitch pulse width	<a href="#">Figure 29</a>	[1]	-	10	$\mu\text{s}$
$V_{POR(trip)}$	power-on reset trip voltage	falling $V_{DD}$	0.7	-	-	V
		rising $V_{DD}$	-	-	1.8	V
$t_{REC;STA}$	recovery time to START condition	refer to <a href="#">Figure 33</a>	155	-	-	$\mu\text{s}$

[1] Glitch width and  $\Delta V_{DD}$  voltage that will not cause a functional disruption.

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width ( $t_{w(gl)VDD}$ ) and glitch height ( $\Delta V_{DD(gl)}$ ) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. [Figure 29](#) and [Table 17](#) provide more information on how to measure these specifications.



**Fig 29. Glitch width and glitch height**

$V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C-bus/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{DD}$  being lowered to or from 0 V. [Figure 30](#) and [Table 17](#) provide more details on this specification.




Fig 30. Power-on reset voltage ( $V_{POR}$ )

## 17. Limiting values

Table 18. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS}$  (ground = 0 V).<sup>[1]</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+4.0	V
$V_I$	input voltage		-0.5	+4.0	V
$I_I$	input current		-20	+20	mA
$I_O$	output current		-25	+25	mA
$I_{DD}$	supply current		-100	+100	mA
$I_{SS}$	ground supply current		-100	+100	mA
$P_{tot}$	total power dissipation		-	400	mW
$T_{stg}$	storage temperature		-60	+150	°C
$T_{amb}$	ambient temperature	operating in free air	-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## 18. Static characteristics

**Table 19. Static characteristics**

$V_{DD} = 2.3\text{ V to }3.6\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+85\text{ °C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
$V_{DD}$	supply voltage		2.3	-	3.6	V
$I_{DD}$	supply current	Operating mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 1\text{ MHz}$ ; RESET – $V_{DD}$ <sup>[6]</sup>				
		$V_{DD} = 2.3\text{ V}$	-	127 <sup>[4]</sup>	210 <sup>[5]</sup>	$\mu\text{A}$
		$V_{DD} = 3.6\text{ V}$	-	184 <sup>[2]</sup>	325	$\mu\text{A}$
$I_{stb}$	standby current	Standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0\text{ kHz}$ ; RESET – $V_{DD}$ <sup>[6]</sup>				
		$V_{DD} = 2.3\text{ V}$	-	110 <sup>[4]</sup>	160 <sup>[5]</sup>	$\mu\text{A}$
		$V_{DD} = 3.6\text{ V}$	-	148 <sup>[2]</sup>	275	$\mu\text{A}$
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	<sup>[1]</sup> -	1.5	2.1	V
<b>Input SCL_MSTn; input/output SDA_MSTn (upstream and downstream channels)</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	3.6	V
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$	20	38 <sup>[2]</sup>	-	mA
$I_L$	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$				
		$V_{DD} = 2.3\text{ V to }3.6\text{ V}$ <sup>[5]</sup>	-	6	10	pF
<b>Select inputs A0 to A3<sup>[3]</sup></b>						
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$				
		$V_{DD} = 2.3\text{ V to }3.6\text{ V}$ <sup>[5]</sup>	-	4	10	pF
<b>Select inputs INT_IN, RESET</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	3.6	V
$I_{LI}$	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$				
		$V_{DD} = 2.3\text{ V to }3.6\text{ V}$ <sup>[5]</sup>	-	4	10	pF



**Table 19. Static characteristics ...continued**

$V_{DD} = 2.3\text{ V to }3.6\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Pass gate</b>						
R <sub>on</sub>	ON-state resistance	$V_O = 0.4\text{ V}$ ; $I_O = 20\text{ mA}$				
		$V_{DD} = 3.0\text{ V to }3.6\text{ V}$	-	7.9 <sup>[2]</sup>	11.5	Ω
		$V_{DD} = 2.3\text{ V to }2.7\text{ V}$	-	9.9 <sup>[4]</sup>	14.5	Ω
V <sub>o(sw)</sub>	switch output voltage	$I_{o(sw)} = -100\text{ }\mu\text{A}$				
		$V_{i(sw)} = V_{DD} = 3.6\text{ V}$	1.6	2.0 <sup>[2]</sup>	2.8	V
		$V_{i(sw)} = V_{DD} = 2.3\text{ V}$	1.1	1.4 <sup>[4]</sup>	2.2	V
I <sub>L</sub>	leakage current	$V_I = V_{DD}\text{ or }V_{SS}$	-1	-	+1	μA
<b>INT0 and INT1 outputs</b>						
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4\text{ V}$	3	-	-	mA

[1]  $V_{DD}$  must be lowered to 0.7 V in order to reset part

[2] Typical  $V_{DD} = 3.0\text{ V}$  at room temperature

[3] See [Table 4](#)

[4] Typical  $V_{DD} = 2.3\text{ V}$  at room temperature, nominal device

[5] Guaranteed by characterization

[6] When RESET =  $V_{SS}$ , I<sub>DD</sub> and I<sub>stb</sub> increase approximately 4.5 mA

## 19. Dynamic characteristics

**Table 20. Dynamic characteristics**

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Fast-mode Plus I <sup>2</sup> C-bus		Unit	
			Min	Max	Min	Max	Min	Max		
t <sub>PD</sub>	propagation delay	(SDA_MSTn to SDA_SLAVE) or (SCL_MSTn to SCL_SLAVE)	<sup>[1]</sup>	-	0.3	-	0.3	-	0.3	ns
f <sub>SCL</sub>	SCL clock frequency			20	100	20	400	20	1000	kHz
f <sub>SCL(init/rec)</sub>	SCL clock frequency (bus initialization/ bus recovery)		<sup>[8]</sup>	18	50	18	50	18	50	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	0.5	-	μs
t <sub>HD,STA</sub>	hold time (repeated) START condition		<sup>[2]</sup>	4.0	-	0.6	-	0.26	-	μs
t <sub>LOW</sub>	LOW period of the SCL clock			4.7	-	1.3	-	0.5	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	0.26	-	μs

Table 20. Dynamic characteristics ...continued

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Fast-mode Plus I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs
t <sub>HD;DAT</sub>	data hold time		0 <sup>[3]</sup>	3.45	0 <sup>[3]</sup>	0.9	0 <sup>[3]</sup>	-	μs
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20	300	-	120	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 × (V <sub>DD</sub> / 3.3 V)	300	20 × (V <sub>DD</sub> / 3.3 V)	120	ns
C <sub>b</sub>	capacitive load for each bus line		<sup>[4]</sup>	400	-	400	-	500	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time		<sup>[5]</sup>	1	-	1	0.05	0.45	μs
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	0.05	0.45	μs
<b>INT</b>									
t <sub>v(INT_IN-INTn)</sub>	valid time from pin INT_IN to pin INTn signal		-	4	-	4	-	4	μs
t <sub>w(rej)L</sub>	LOW-level rejection time	INT_IN input	0.05	-	0.05	-	0.05	-	μs
<b>RESET</b>									
t <sub>w(rst)L</sub>	LOW-level reset time		10	-	10	-	10	-	ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-	500	-	ns
t <sub>REC;STA</sub>	recovery time to START condition		<sup>[6][7]</sup>	155	-	155	-	155	ms

- [1] Pass gate propagation delay is calculated from the 20 Ω typical R<sub>on</sub> and the 15 pF load capacitance.
- [2] After this period, the first clock pulse is generated.
- [3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
- [4] C<sub>b</sub> = total capacitance of one bus line in pF.
- [5] Measurements taken with 1 kΩ pull-up resistor and 50 pF load.
- [6] Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
- [7] Upon reset, the full delay will be the sum of t<sub>rst</sub> and the RC time constant of the SDA bus.
- [8] Guaranteed by characterization.




Fig 31. Definition of timing on the I<sup>2</sup>C-bus




Fig 32. I<sup>2</sup>C-bus timing diagram




Fig 33. Definition of RESET timing

20. Test information




Fig 34. Test circuitry for switching times

21. Package outline

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 35. Package outline SOT403-1 (TSSOP16)

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 x 3 x 0.85 mm

SOT758-1




Fig 36. Package outline SOT758-1 (HVQFN16)

## 22. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 22.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 22.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 22.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 22.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 37](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 21](#) and [22](#)

**Table 21. SnPb eutectic process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


**Table 22. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 37](#).






For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.


### 23. Soldering: PCB footprints

Footprint information for reflow soldering of TSSOP16 package

SOT403-1



Generic footprint pattern  
Refer to the package outline drawing for actual layout

 solder land  
- - - - occupied area

DIMENSIONS in mm

P1	P2	Ay	By	C	D1	D2	Gx	Gy	Hx	Hy
0.650	0.750	7.200	4.500	1.350	0.400	0.600	5.600	5.300	5.800	7.450

sol403-1\_fr

Fig 38. PCB footprint for SOT403-1 (TSSOP16); reflow soldering

Footprint information for reflow soldering of HVQFN16 package

SOT758-1




Fig 39. PCB footprint for SOT758-1 (HVQFN16); reflow soldering

## 24. Abbreviations

Table 23. Abbreviations

Acronym	Description
AI	Auto Increment
CDM	Charged Device Model
DUT	Device Under Test
EEPROM	Electrically Erasable Programmable Read-Only Memory
ESD	ElectroStatic Discharge
FRU	Field Replaceable Unit
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter Integrated Circuit bus
IC	Integrated Circuit
POR	Power-On Reset
RC	Resistor-Capacitor network
SMBus	System Management Bus

## 25. Revision history

Table 24. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9641 v.2	20141010	Product data sheet	-	PCA90641 v.1
<ul style="list-style-type: none"> <li>Modifications:</li> </ul>		<ul style="list-style-type: none"> <li>Corrected <a href="#">Figure 1</a>, <a href="#">Figure 2</a>, <a href="#">Figure 3</a>, <a href="#">Figure 21</a> and <a href="#">Figure 26</a></li> </ul>		
PCA9641 v.1	20141008	Product data sheet	-	-

## 26. Legal information

### 26.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 26.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 26.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 26.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP Semiconductors N.V.

## 27. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 28. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	12.4	Acknowledge . . . . .	27
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>2</b>	12.5	Bus transactions . . . . .	28
<b>3</b>	<b>Applications</b> . . . . .	<b>2</b>	12.6	Auto-increment . . . . .	29
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	<b>13</b>	<b>General call software reset</b> . . . . .	<b>30</b>
4.1	Ordering options . . . . .	3	<b>14</b>	<b>Device ID (PCA9641 ID field)</b> . . . . .	<b>31</b>
<b>5</b>	<b>Block diagram</b> . . . . .	<b>4</b>	<b>15</b>	<b>Shared mailbox</b> . . . . .	<b>32</b>
<b>6</b>	<b>Pinning information</b> . . . . .	<b>5</b>	<b>16</b>	<b>Application design-in information</b> . . . . .	<b>33</b>
6.1	Pinning . . . . .	5	16.1	Specific applications . . . . .	34
6.2	Pin description . . . . .	5	16.2	High reliability systems . . . . .	34
<b>7</b>	<b>Functional description</b> . . . . .	<b>6</b>	16.3	Masters with shared resources . . . . .	35
7.1	Device address . . . . .	6	16.4	Gatekeeper multiplexer . . . . .	36
7.2	Address maps . . . . .	7	16.5	Bus initialization/recovery to initialize slaves without hardware reset . . . . .	37
7.3	Command Code . . . . .	10	16.6	Power-on reset requirements . . . . .	37
7.4	Power-on reset . . . . .	11	<b>17</b>	<b>Limiting values</b> . . . . .	<b>39</b>
7.5	Reset input ( $\overline{\text{RESET}}$ ) . . . . .	11	<b>18</b>	<b>Static characteristics</b> . . . . .	<b>40</b>
7.6	Software reset . . . . .	11	<b>19</b>	<b>Dynamic characteristics</b> . . . . .	<b>41</b>
7.7	Voltage translation . . . . .	12	<b>20</b>	<b>Test information</b> . . . . .	<b>44</b>
<b>8</b>	<b>Register descriptions</b> . . . . .	<b>13</b>	<b>21</b>	<b>Package outline</b> . . . . .	<b>45</b>
8.1	Register 0: ID register ([B2:B0] = 000b) . . . . .	13	<b>22</b>	<b>Soldering of SMD packages</b> . . . . .	<b>47</b>
8.2	Register 1: Control register ([B2:B0] = 001b) . . . . .	13	22.1	Introduction to soldering . . . . .	47
8.3	Register 2: Status register ([B2:B0] = 010b) . . . . .	16	22.2	Wave and reflow soldering . . . . .	47
8.4	Register 3: Reserve Time register ([B2:B0] = 011b) . . . . .	18	22.3	Wave soldering . . . . .	47
8.5	Register 4: Interrupt Status register ([B2:B0] = 100b) . . . . .	20	22.4	Reflow soldering . . . . .	48
8.6	Register 5: Interrupt Mask register ([B2:B0] = 101b) . . . . .	21	<b>23</b>	<b>Soldering: PCB footprints</b> . . . . .	<b>50</b>
8.7	Registers 6 and 7: MB registers ([B2:B0] = 110b and 111b) . . . . .	21	<b>24</b>	<b>Abbreviations</b> . . . . .	<b>52</b>
8.8	Operating cycle of the downstream bus . . . . .	22	<b>25</b>	<b>Revision history</b> . . . . .	<b>52</b>
8.8.1	Request the downstream bus . . . . .	22	<b>26</b>	<b>Legal information</b> . . . . .	<b>53</b>
8.8.2	Acquire the downstream bus . . . . .	22	26.1	Data sheet status . . . . .	53
8.8.3	Give up the downstream bus . . . . .	22	26.2	Definitions . . . . .	53
<b>9</b>	<b>Arbitration</b> . . . . .	<b>23</b>	26.3	Disclaimers . . . . .	53
9.1	Rules . . . . .	23	26.4	Trademarks . . . . .	54
9.2	Disconnect events . . . . .	23	<b>27</b>	<b>Contact information</b> . . . . .	<b>54</b>
<b>10</b>	<b>State machines</b> . . . . .	<b>24</b>	<b>28</b>	<b>Contents</b> . . . . .	<b>55</b>
<b>11</b>	<b>Request grant examples</b> . . . . .	<b>25</b>			
<b>12</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> . . . . .	<b>25</b>			
12.1	Bit transfer . . . . .	26			
12.2	START and STOP conditions . . . . .	26			
12.3	System configuration . . . . .	26			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 10 October 2014

Document identifier: PCA9641